Dual Phase LLC Resonant Converter With Variable Frequency Zero Circulating Current Phase-Shift Modulation for Wide Input Voltage Range Applications

Asif Mustafa and Saad Mekhilef, Senior Member, IEEE

Abstract—This article proposes a novel dual phase LLC resonant converter with an improved variable frequency-based zero circulating current phase-shift modulation scheme for wide input voltage applications. The presented topology employs a six-switch dual active bridge with two output ports reducing the voltage stress across upper and lower switches to half of the input voltage. The proposed modulation scheme is a three-variable control that enables the converter to operate with increased voltage gain range under all input voltage and loading conditions. Variable frequency control leads to the soft switching operation of the switches connected to the primary side for all load ranges. The phase-shift control is used as power transfer control along with maintaining a constant output voltage under changing input voltage. Moreover, the duty cycle calculation based on load conditions helps in eliminating the reverse power flow especially under light-load conditions. To verify the proposed converter and modulation scheme, a 1.5-kW prototype with 210–400-V input and 80-V output is built and tested with a peak load efficiency of 96.7%.

Index Terms—LLC, resonant converter, reverse power flow (RPF), variable frequency phase shift modulation (VFPSM), zero voltage switching (ZVS).

I. INTRODUCTION

Dual active bridge (DAB) is drawing much interest pertaining to its appealing features such as excellent power transfer capability, galvanic isolation and protection, reliability, and high power density [1]. It can achieve zero voltage switching (ZVS) with the limitation of voltage gain to unity for all-load conditions [2], [3]. However, this feature suffers when the turn ratio of the transformer is not unity [4].

With the aim of extended gain and ZVS range, the resonant converters have been employed in [5]–[7] with improved efficiency. The series resonant dual active full bridge (FB) converter has been proposed in [8] using fixed frequency phase-shift modulation (FFPSM). The voltage gain of the converter has been limited to unity for ZVS achievement over entire load variation. As proposed in [9], the LLC BDC is operated at a fixed frequency with varying duty cycle calculated as per the required voltage gain. The additional inductor in secondary makes the converter operate at the cost of increased power loss. The proposed CLLC resonant converter in [10] employs pulse frequency modulation (PFM) for bidirectional power flow and has ZVS for entire load variation. A modified LLC resonant converter has been presented in [11] that splits the resonant inductor to extend the gain range; however, the two resonant circuits are not equally utilized with the switches under high voltage stress. In [12], a FB LLC circuit is combined with a dual-phase interleaved boost circuit sharing the same FB. In [13], a buck–boost converter is combined with the primary half bridge (HB). However, the required resonant components are bulky. Moreover, the duty cycle control is either limited to boost or a buck–boost converter. Therefore, the FB output rms voltage is pulse width modulated voltage (PMW). This influences the ZVS operation of MOSFETs and zero current switching (ZCS) of diodes. The three-level dc/dc LLC converters have been proposed in [14] and [15]. With additional capacitors and MOSFETs, the voltage stresses can be reduced. The voltage regulation range is also enhanced with more degrees of freedom in the control strategy.

Many researchers have focused on altering the secondary side to achieve higher voltage gain with narrow switching frequency range. The rectifier structures have been reconfigured in [16]–[20] as HB rectifier, FB rectifier, voltage doubler, and voltage-quadrupler rectifier. Nonetheless, the increased count of switches and conduction losses are the limitations of such structures. A secondary-side PWM has been proposed in [21] to increase the voltage gain range. However, the converter efficiency is degraded, and current stresses are increased due to asymmetrical operation under extreme regulation conditions.

In [22], the short-circuited (SC) secondary bridge has been presented in one of its operation modes. However, the SC time duration must be necessarily small to maintain the stability of the converter circuit. Moreover, the output voltage ripples and current stress through circuit elements have been increased.

For the sake of minimized reverse power flow (RPF), many control schemes have been proposed [23]–[25]. A triangle modulation (TRM) scheme has been employed in [26] to obtain reduced circulating current with ZCS behavior for the entire operating range. However, the feasibility of TRM is limited for the operation to gain more than unity. The dual phase shift (DPS), as proposed in [27], employs a phase shift between the legs of a bridge as that of phase shift between two bridges to eliminate the RPF. In order to deal with light-load efficiency issue in conventional DAB, a broad analysis of phase shift with PWM has been presented in [28]. The proposed extended phase shift (EPS) in [29] incorporates the duty cycle control to extend the ZVS range. Additionally, it resolves the RPF at input voltage side, when DAB is interconnected through a micro grid. However, the RPF elimination is limited to input side only. In [30], the proposed modulation is aimed at eliminating the circulating current to regulate the transferred power over the entire range with zero RPF at the output side, though the RPF exists at the input voltage side. An innovative semi-DAB converter has been suggested in [31] to eliminate RPF on the outside side with a reduced number of switches. It achieves ZVS for the entire operating range. Nevertheless, the power transmission is limited to unidirectional. In [32], the triple phase shift (TPS) employs two inner phase shift as compared to DPS. It is the most general modulation strategy. However, because of the increased number of switching stages, the general control strategy is needed to be optimized under all input voltage and load conditions.

The foremost contribution of this article is to propose a novel dual LLC resonant converter with an improved variable frequency zero circulating current phase-shift modulation (VFPSPM-ZCC) aimed at eliminating the RPF under all load conditions for wide input voltage range applications. The proposed converter demonstrates the following advantages: 1) wide voltage gain range; 2) eliminates reverse power flow (RPF); 3) half input voltage stress on four MOSFETs; 4) voltage gain being independent of load conditions; and 5) squeezed switching frequency range. Consequently, the proposed LLC resonant converter makes up as an apt selection for renewable-based energy-systems in medium/high voltage applications.

II. ANALYSIS OF THE PROPOSED CONVERTER OPERATION

A. Proposed Topology

The circuit configuration of the proposed dual LLC resonant dc–dc converter for a wide input voltage range is shown in Fig. 1. It consists of high voltage side (HVS) and low voltage side (LVS) as in the primary and secondary side of the high-frequency transformer. With the aim of wide input voltage range and zero RPF in the converter, two LLC resonant tanks are series connected on HVS of the converter. The transformer leakage inductance ($L_{lk}$) is used with an extra inductor ($L_{ext}$) to constitute the resonant inductors ($L_{r1}/L_{r2}$) of each LLC resonant tank. The series resonance capacitor ($C_{r1}/C_{r2}$) filters out the dc component from any reverse current that might hamper the saturation of the transformer. The transformers $T_1$ and $T_2$ having identical turn ratios ($n_1 = n_2$) are series connected on both sides. Hence, the current flowing through the windings is always equal resulting in equal power distribution between the transformers. The output capacitor, $C_o$, is large enough to filter out the voltage ripples. The identical resonant tanks have the resonant parameters as, $L_{r1} = L_{r2} = 0.5L_m$, $C_{r1} = C_{r2} = 2C_r$, $L_{m1} = L_{m2} = 0.5L_m$, where $L_{r}$, $C_r$, and $L_m$ are the resonant parameters of the equivalent resonant tank.

The steady-state waveforms of the proposed converter are shown in Fig. 2. The six HVS switches $S_1$–$S_6$ operate with a fixed duty cycle of 50%. The switches $S_1$, $S_4$, and $S_5$, are triggered...
by the same gate signals, whereas, S2, S3, and S6 are turned ON and OFF simultaneously. The voltage, V_{ab} between points a and b is half the input voltage V_{in}. In a similar manner, V_{cd} is half of the input voltage. The improved modulation technique constitutes of the varying duty cycle for the secondary switches along with frequency and phase-shift control. The switches Q3 and Q4 are triggered at 50% duty cycle in a complementary manner. The controller tracks the output current (I_{o}) and inhibits it from going negative by triggering ON and OFF the switches Q1, Q5 and Q2, Q6 for less than 50% duty cycle. The improved phase-shift modulation strategy is employed for the control of reverse power flow. This reverse power becomes severe under light-load conditions reducing the converter efficiency. The phase-shift angle \( \phi \) between the HVS and LVS switches is varied to control the output voltage and power flow in the converter. For a positive phase-shift angle, power flows from HVS to LVS. For the backward operation, the phase shift is reverse and the converter operates as series resonant converter. The single phase-shift (SPS) modulation as employed in [7] for backward mode of operation has been used in this article. The converter’s power flow characteristics and ZVS range for backward operation are similar to series resonant converters [7]. The analysis has been done for the forward mode of operation.

**B. Operation Principles**

The proposed converter operation in the forward power flow is elaborated in the subsequent part of the article. There are a total of 16 operation stages of the proposed LLC resonant converter in a complete switching cycle. The stages from \( t_0 \) to \( t_8 \) are introduced and elaborated with the detailed corresponding equivalents circuits in Fig. 3 for every half-switching cycle.

**Stage 1 (t_0-t_1):** As shown in Fig. 3(a), this mode starts (\( t_0 \)) when the gate pulses to switches S2, S3, and S6 are removed and the freewheeling mode starts. The lossless snubbing capacitors \( C_{oss2}, C_{oss3}, \) and \( C_{oss6} \) start getting charged by the resonant current \( i_s \). The capacitor voltages \( V_{S2} \) and \( V_{S6} \) increase slowly from zero to \( V_{in}/2 \) and \( V_{in} \). Alternatively, the body capacitors of switches S1, S4, and S5 are discharged which results into a gradual decrease of their voltages from \( V_{in}/2 \) and \( V_{in} \) to zero, respectively. The voltage across each resonant tank increases to \( V_{in}/2 \). The switches S2, S3, and S6 turn-OFF with ZVS transition. This stage ends when the charging capacitors are fully charged and vice-versa.

**Stage 2 (t_1-t_2):** As \( V_{S1}, V_{S4}, \) and \( V_{S5} \) are equal to zero, the body capacitors are fully discharged. Mode 2 as depicted in Fig. 3(b) begins at this state. With the short-circuited switching state, the antiparallel diodes of switches start to conduct and become forward biased. Hence, the resonant tank power is fed back into the source. The capacitor voltages \( V_{S2} \) and \( V_{S6} \) increase slowly from zero to \( V_{in}/2 \) and \( V_{S3} \) to \( V_{in} \). Alternatively, the body capacitors of switches S1, S5, and S4 are discharged which results into a gradual decrease of their voltages from \( V_{in}/2 \) and \( V_{in} \) to zero, respectively. The voltage across each resonant tank increases to \( V_{in}/2 \). The switches S2, S3, and S6 turn-off with ZVS transition. This stage ends when the charging capacitors are fully charged and vice-versa.

**Stage 2 (t_1-t_2):** As \( V_{S1}, V_{S4}, \) and \( V_{S5} \) are equal to zero, the body capacitors are fully discharged. Mode 2 as depicted in Fig. 3(b) begins at this state. With the short-circuited switching state, the antiparallel diodes of switches start to conduct and become forward biased. Hence, the resonant tank power is fed back into the source. The capacitor voltages \( V_{S2} \) and \( V_{S6} \) increase slowly from zero to \( V_{in}/2 \) and \( V_{S3} \) to \( V_{in} \). Alternatively, the body capacitors of switches S1, S5, and S4 are discharged which results into a gradual decrease of their voltages from \( V_{in}/2 \) and \( V_{in} \) to zero, respectively. The voltage across each resonant tank increases to \( V_{in}/2 \). The switches S2, S3, and S6 turn-off with ZVS transition. This stage ends when the charging capacitors are fully charged and vice-versa.
finishes. Moreover, the resonant current flows toward zero. Accordingly, ZVZCS turn-on can be achieved for $S_1$, $S_4$, and $S_5$. The output current becomes zero at the end of this stage.

Stage 4 ($t_3$–$t_4$): This mode is depicted in Fig. 3(d). The transformer current $i_{oh1} = i_{oh2}$ reaches zero and starts to rise in a positive direction. The secondary current tries to flow in the negative direction; however, duty cycle control results in ZVS turn-on of $Q_3$ that short-circuits the transformer secondary with the body diode of already conducting $Q_4$. Hence, inhibiting the output current in reverse direction. Thus, there is no reverse power during this interval. In this mode, the current is discontinuous. This interval ends when $Q_3$ is turned off. Moreover, the clamped zero voltage at $L_m$ results in the constant magnetizing current ($i_{Lm}$) in the transformer.

Stage 5 ($t_4$–$t_5$): The secondary current through the series connected windings of both the transformers starts to flow in the positive direction after $Q_3$ and $D_{Q4}$ are turned off. The positive current flows to load. On the HVS, $S_1$, $S_4$, and $S_5$ are conducting. On the secondary side, the body capacitors of $Q_1$, $Q_4$, and $Q_5$ discharge and $Q_2$, $Q_3$, and $Q_6$ are charged by the positive secondary current, which results in ZVS turn off. The positive voltage across secondary is reflected back to the HVS resulting in an increase in magnetizing current of both transformers toward the positive direction. The corresponding circuit is shown in Fig. 3(e).

Stage 6 ($t_5$–$t_6$): This interval begins when the body capacitors of $C_{Q1}$, $C_{Q4}$, and $C_{Q5}$ are discharged completely to zero voltage. The body diode $D_{Q1}$, $D_{Q4}$, and $D_{Q5}$ are conducting and remain in forward biased till the end of this interval when the trigger pulses are given as shown in Fig. 3(f). The secondary output current is positive during the interval.

Stage 7 ($t_6$–$t_7$): This stage starts with ZVS turn-on of $Q_1$, $Q_4$, and $Q_5$. The transient stage is depicted as Fig. 3(g). The forward power transfer from source to load takes place. The resonant current, $i_{s1} = i_{s2}$, goes toward positive through zero. The interval ends at the instant when $i_{s1} = i_{s2}$ becomes zero. The current flows through switches instead of diodes.

Stage 8 ($t_7$–$t_8$): During this interval, the converter operates with positive power flow from HVS to LVS through the resonant tank and the transformers. This stage is represented by Fig. 3(h). The resonant waveforms change to a sine-waveform. Moreover, the magnetizing current $i_{Lm}$ is increased through zero up to $i_{Lm1}$. The stage ends when $S_1$, $S_4$, and $S_5$ are turned off and are starting to go under dead-time operation.

### III. CHARACTERISTICS ANALYSIS

#### A. Fundamental Harmonic Analysis

The power is transmitted from input side to the output load side with the help of resonant tank components $L_r$ (sum of $L_{ext}$ and $L_{bk}$), $C_r$, $L_{m}$, and the phase shift ($\phi$) angle between the HV bridge and LV bridge. The current through the resonant components is nearly sinusoidal, as shown in Fig. 2. The approximate sinusoidal resonant current allows the FHA for dc analysis of the converter, which emphasizes that the fundamental component of any square wave is majorly responsible for power transfer to the load. The ac-equivalent circuits for both resonant tanks are identical and given as an ac-equivalent two-port model, as shown in Fig. 4. All the switches, inductors, capacitors, and high-frequency transformers are ideal and lossless. Moreover, there is no effect of the snubber circuit and dead gap. The LV side parameters are transferred to the HV side and are denoted by a superscript (‘$*$’). To begin with, all the parameters are normalized using following base quantities:

$$V_{base} = V_{in}, \quad Z_{base} = \sqrt{\frac{L_r}{C_r}} = \omega_r L_r = \frac{1}{\omega_r C_r} \quad (1)$$

$$\omega_B = \omega_r = \frac{1}{\sqrt{L_r C_r}}, \quad I_{base} = \frac{V_{base}}{Z_{base}} \quad (2)$$

where $\omega_r = 2\pi f_r$ and $f_r$ is the series resonant frequency.

The switching frequency in the normalized or per-unit form is defined as

$$F = \frac{\omega_s}{\omega_r} \quad (3)$$

where $\omega_s = 2\pi f_s$ and $f_s$ is the switching frequency.

With the objective to achieve ZVS/ZVZCS for primary as well as secondary switches, the converter is operated in the inductive region of gain curve, keeping $f_s \geq f_r$.

The per-unit reactance values in the resonant circuit are

$$X_{Lr,pu} = F, \quad X_{Cru,pu} = \frac{1}{F}, \quad X_{Lm,pu} = \frac{F}{k} \quad (4)$$

where $k = L_r/L_m$ is the series-parallel inductance ratio in LLC resonant tank.

The per-unit fundamental input voltage on the primary side is given as

$$v_{in,pu}(t) = \sqrt{2} V_{in,ru} \sin(\omega_s t) = \frac{4}{\pi} \sin(\omega_s t) \quad (5)$$

where $V_{in,ru} = \sqrt{S}/\pi$ is the per-unit fundamental rms voltage of $v_{in}$. The output voltage of the resonant tank at HF transformer is a quasi-square wave voltage whose fundamental value is

$$v_{oh,pu}(t) = \sqrt{2} V_{oh,ru} \cos \phi \sin(\omega_s t - t) = \frac{4M}{\pi} \cos \phi \sin(\omega_s t - t) \quad (6)$$

where $V_{oh,ru} = \sqrt{S}/\pi$ is the per-unit fundamental rms resonant tank output voltage, $\phi$ is the controlled phase-shift angle between the input voltage and resonant tank output voltage, $\theta$ is another controlled angle governed by the duty cycle control for secondary side switches, and $M$ is converter voltage gain given
as
\[ M = \frac{V'_{oh}}{V_{base}} = \frac{nV_{oh}}{V_{in}} \]  
(7)

The real output power is the average value of instantaneous power and per unit value is given as
\[ P_{o,pu}(t) = \frac{8MF}{\pi^2(F^2 - 1)} \cos \frac{\theta}{2} \sin \phi. \]  
(8)

As the range of \( \theta \) is \([0, \pi/2]\), the above equation reinforces the idea of positive/forward power flow for \( \phi \geq 0 \) and backward power flow for \( \phi \leq 0 \).

Now the per-unit fundamental transformer current \( i_{oh,pu}(t) \) is
\[ i_{oh,pu}(t) = \sqrt{2}I_{oh,pu} \sin(\omega t - \beta) \]  
(9)

where \( I_{oh,pu} \) is the per-unit fundamental transformer rms current and \( \beta \) is the lagging phase angle with respect to \( v_{in,pu}(t) \).

Using the analysis as in [33], the equivalent ac resistance \( R_{ac} \) must be replaced by modified equivalent ac impedance \( Z'_{o,M,pu} \), which includes the secondary equivalent circuit referred to primary side consisting of active-rectifier. With the help of fundamental values of the transformer voltage and transformer current, \( Z_{o,M,pu} \) can be calculated as the quotient. Using (6) and (9), it can be given as
\[ Z'_{o,M,pu} = \frac{\sqrt{2}V_{oh,pu} \cos \frac{\phi}{2} \sin(\omega t - \phi)}{\sqrt{2}I_{oh,pu} \sin(\omega t - \beta)} = \frac{\cos \frac{\phi}{2}}{Q} \angle (-\theta) \]  
(10)

where \( \theta = \phi - \beta \) is the phase angle of the modified ac equivalent impedance and the quality factor \( Q \) is given as
\[ Q = \frac{\pi^2 Z_{base} F_0}{8n^2 V_{in}^2}. \]  
(11)

The phase angle \( \theta \) and \( \beta \) has a direct relationship with the controlled phase-shift angle \( \phi \) as
\[ \theta = \arctan \left[ \frac{M}{\sin \phi} (1 + k - k/F^2) - \cot \phi \right] \]
\[ \beta = \arctan \left[ \frac{\sin \phi}{M (1 + k - k/F^2)} - \cot \phi \right]. \]  
(12)

While observing the phasor-domain equivalent circuit, the input impedance can be defined as
\[ Z_{in,pu} = j(F - \frac{1}{F}) + Z'_{o,M,pu} \left| J \frac{F}{k} \right| = |Z_{in,pu}| \angle \alpha \]  
(13)

where
\[ |Z_{in,pu}| = \frac{Z_{o,M,pu}}{Z_{in,pu}} \left| J \frac{F}{k} \right| \]  
\[ M = \left[ \frac{V_{oh,pu}}{V_{in,pu}} \right] = \left[ Z_{o,M,pu} \left| J \frac{F}{k} \right| \right] / |Z_{in,pu}| \]  
(16)

\[ M = \left[ \frac{\left( \frac{F}{\pi} \right)^2 + \left( \frac{\cos \theta/2}{F \cos \theta} - \frac{F}{\pi} \tan \theta \right)^2}{\left( \frac{F}{\pi} \right)^2 + \left( \frac{\cos \theta/2}{F \cos \theta} - \frac{k \cos \theta/2}{F \cos \theta} - \frac{2 \tan \theta}{F} \right)^2} \right]^{1/2} \]  
(17)

**B. Voltage Gain**

As the converter operates in the inductive region, the operating frequency is always greater than the resonant frequency. The voltage gain of the proposed converter can be calculated by analyzing the two-port model, and is given as

The simplified equation of the voltage gain is given as (17), as shown at the bottom of this page. The voltage gain is plotted against the normalized switching frequency, as shown in Fig. 5. It can be observed that the converter voltage gain is varied broadly for all phase-shift values making it employable for wide input voltage range. The narrow frequency variation to keep voltage
C. Voltage and Current Stresses of Power Switches

Based on the operation principles as discussed above, the peak voltage stresses on S₁∼S₆ (except S₃/S₄) are Vᵢn/2 and S₃/S₄ are Vᵢn. The peak voltage stresses on Q₁∼Q₆ (except Q₃/Q₄) are V₀/2 and Q₃/Q₄ are V₀. The peak current stresses are summarized in Table I.

D. Soft Switching Analysis

1) ZVS in Primary MOSFETs: The soft switching achievement of the power MOSFETs plays an important role to ascertain that the converter operates in high conversion efficiency. However, the necessary constraint for the primary MOSFETs is the resonant current being inductive with reference to the fundamental primary input voltage. This relation in analytical form can be written as \( \alpha > 0 \).

Using (15) and simplifying, we have

\[
\tan^{-1} \left[ \frac{(F - \frac{1}{F}) \left( \frac{k^2 \cos^3 \theta/2}{F^2 Q \cos \theta} + \frac{Q}{\cos \theta \cos^3 \theta/2} \right)}{-2k \tan \theta + \frac{k \cos \theta/2}{F Q \cos \theta} - \tan \theta} \right] \geq 0. \tag{18}
\]

After the simplification of (18), using (12), we have

\[
F - \frac{1}{F} \geq \frac{\sin 2\phi - \cos^3 \theta/2}{3Q}. \tag{19}
\]

For any values of \( \phi \) and \( \theta \), \( \sin 2\phi - \cos^3 \theta/2 \) will always be less than unity, thus further simplifying (19) to

\[
F - \frac{1}{F} \geq \frac{1}{3Q}. \tag{20}
\]

The above equation defines the switching frequency range for any selected Q-value for the desired ZVS in all primary MOSFETs. The variation of the input impedance angle (\( \alpha \)) with respect to phase-shift angle and the converter gain for a range of Q-values have been plotted in Fig. 6 using (15). It can be seen that the apt selection of phase shift for power transfer can achieve the ZVS in primary switches for the complete range of Q-values for the selected range of switching frequency. Hence, the positive \( \alpha \) for M greater than unity under all Q-values demonstrates the ZVS achievement also for light-load condition, which is usually lost when conventional PSM is used. This implies the wider range of ZVS for all primary MOSFETs.

However, as per the dynamics of the converter, the instantaneous resonant current must be large enough to discharge or charge the lossless snubbing capacitances of the MOSFET for turn-ON and turn-OFF switching operation, respectively. The resonant current for the primary and secondary switches in one-leg of the bridges have been shown in Fig. 7. The resonant current \( i_s \) on the primary side is negative. However, the absolute value of \( i_s \) should be larger than the resonant current \( I_{s,ZVS} \) consisting of the resonant tank and the output capacitance of the respective MOSFET during switching transient. The discharging resonant current for MOSFET S₁ and S₅ would be equal and given as \( I_{s,ZVS} \), while the charging current for S₃ is given as \( I_{s,ZVS} \).
with switch voltage different from $S_1$ and $S_5$

$$I_{s,ZVS1} = \frac{C_{oss,S} \cdot V_{in}/2}{T_d}, I_{s,ZVS3} = \frac{C_{oss,S} \cdot V_{in}}{T_d}. \quad (21)$$

As discussed above, the sufficient condition for ZVS in the primary switches is $\sqrt{2} I_{s,r} \sin \alpha \geq I_{s,ZVS1}$, and by using (21), it can be written as

$$\tan \alpha \geq \frac{C_{oss,S} \cdot V_{in}^2}{2\pi P_{in} T_d} \quad (22)$$

$$\Rightarrow ZV S_p(\phi, \theta) = \cot \phi - \frac{1}{M \sin \phi \cos \theta/2} \geq \frac{C_{oss,S} \cdot V_{in}^2}{2\pi P_{in} T_d} \quad (23)$$

where $C_{oss,S}$ is the output capacitance of primary MOSFETs and $T_d$ is the gating signal deadband.

2) ZVS in Secondary MOSFETs: On a similar note as in primary switches, the ZVS in secondary MOSFETs can be achieved by calculating the phase angle between transformer current and voltage. The capacitive transformer current with reference to quasi-square transformer voltage makes sure that the ZVS has been secured. Hence, to sustain the ZVS in the secondary side, the necessary condition is $\phi - \beta = \theta \geq 0$. Using (12), the same can be written as

$$\left[ \frac{M}{\sin \phi} \left( 1 + k - k/F^2 \right) - \cot \phi \right] > 0$$

$$\Rightarrow M > \frac{\cos \phi}{1 + k - k/F^2}. \quad (24)$$

The above equation defines the necessary requirement for ZVS in the secondary switches for all values of phase shift, $\phi$.

As in primary switches, the secondary MOSFET body diode must be conducted before its turn on. The positive transformer current, $i_{oh}$, going into the MOSFET, as shown in Fig. 7(b) should be large enough to charge and discharge the body capacitance of the secondary MOSFETs during the switching operation. The absolute value of $i_{oh}$ should be higher than the resonant current, $I_{oh,ZVS}$ consisting of the input resonant tank and the output capacitance of the secondary MOSFETs during switching transient. The discharging resonant current for MOSFET $Q_1$ and $Q_3$ would be equal and given as $I_{oh,ZVS1}$, while the charging current for $Q_3$ is given as $I_{oh,ZVS3}$ with switch voltage different from $S_1$ and $S_5$

$$I_{oh,ZVS1} = \frac{C_{oss',S} \cdot V_{in}/2}{T_d}, I_{oh,ZVS3} = \frac{C_{oss',S} \cdot V_{in}}{T_d}. \quad (25)$$

As discussed above and using (9), we have

$$i_{oh,pa}(-90 - \phi) = \frac{4F}{\pi(F^2 - 1)} (-\sin \phi + M \cos(\theta/2) \sin(2\phi))$$

$$+ \frac{4F}{\pi k} M \cos \theta/2 \sin(2\phi) \geq 0 \quad (26)$$

Fig. 8. Comparison of output current. (a) SPS modulation. (b) Proposed modulation.

The inductor ratio $k$ can be selected for the required range of ZVS in the secondary switches. The switching frequency variation with reference to load Q-values has been defined in (20) for the soft switching operation of the primary MOSFETs. Henceforth, ZVS can be realized for all MOSFETs whenever the operation of the converter is within the ZVS conditions as defined in the above discussion.

E. Reverse Power Flow

When the power flows from input to output, a part of power freewheels back to input side due to the phase difference between the transformer voltage and current. This reverse power flow increases in conduction losses due to freewheeling energy. This becomes severe under minimum input voltage and light-load conditions causing severe conduction losses and thereby affecting the performance of the converter. The operating waveforms for the output current under SPS modulation and the proposed modulation have been drawn in Fig. 8. The shaded yellow portion corresponds to the reverse power from output side to input side. The negative output current during $t_3$-$t_4$ duration causes the reverse power flow in the converter. The reverse power in a half cycle is given as:

$$P_r = \frac{1}{\pi} \int_{0}^{\pi} v_{oh}(\omega_s t) \cdot i_{oh}(\omega_s t) d(\omega_s t). \quad (28)$$

For the proposed modulation, the duty ratio control limits the output current from going negative and remain zero for the desired time interval. Hence, $i_{oh}(\omega_s t) = 0$ for $(t_3$-$t_4)$ interval.

Hence, the reverse power is zero in the proposed converter which can be verified through operating waveforms as in Fig. 3. The theoretical as well as experimental duty ratio value for the desired switches have been summarized in Table III.

IV. DESIGN CONSIDERATIONS AND PARAMETER SELECTIONS

On the note of detailed steady-state analysis, a design sample of the prototype is provided in the section. The converter parameters are selected as per the required objectives. The prototype to be built has the following design specifications.

1) Power rating, $P_o = 1.5$ kW.

2) Input voltage range, $V_{in} = 210$–400 V.
3) Output Voltage, $V_o = 80$ V.

The significance of the design objectives is to maintain high and wide input voltage range, achieve ZVS operation for the entire load range, and eliminate the RPF due to circulating current at all load conditions. The converter gain in (17) defines its relationship with the phase-shift angle and duty cycle control. The ZVS conditions given in (23) and (27) are sufficient but hard to analyze pertaining to dependence on the output capacitance and the circuit operation. Hence, the conditions in (20) and (24) are utilized for ZVS realization in designing.

A. Selection of Quality Factor, $Q$

The quality factor $Q$, having other parameters fixed, must be selected to reduce the size of the reactive components and to have minimum resonant rms current. The quality factor is directly proportional to $L_r$, $L_m$, and inversely to $C_r$ as seen in (1)–(9). Hence, to have smaller inductive and magnetic components, $Q$-value should be small. However, smaller $Q$-value, using (20), could result in larger switching frequency range making it complex for magnetic components optimization. Moreover, smaller $L_m$ could cause larger magnetizing current independent of load flowing through the parallel inductor. The plot in Fig. 9 illustrates the variation of resonant rms current with respect to phase shift for different $Q$-values at fixed $M$, $F$, and $k$ value. From the plot, it can be concluded that the rms current reduces for smaller $Q$ values although insignificantly. After the above considerations, a tradeoff has to be made, and full load $Q$ value equal to 2.8 is chosen.

B. Selection of Normalized Switching Frequency Range, $F$

The switching frequency range plays a vital role in the proper selection of magnetic components. It also ensures ZVS operations in all MOSFETs on primary as well as on secondary bridges. For the selected $Q = 2.8$ value, the switching frequency range can be calculated using (20). The sequential frequency selection with varying load results in load independent voltage gain. For the desired operation of load change from 20% load to full load, the quality factor $Q$ ranges from 0.56–2.8, respectively. This range of $Q$ value results in the normalized switching frequency range of 1.061–1.341, which is calculated using (20). This range can be iteratively attuned to keep ZVS check and enhance converter performance.

C. Converter Gain Selection, $M$

The converter gain, $M$ should be chosen in such a manner that the ZVS conditions are maintained for all input voltage and load variations. In order to select the minimum converter gain $M_{\text{min}}$, the plot of $\theta$ versus $\phi$ for different $M$ value has been analyzed, as in Fig. 10. For any selected value of converter gain $M$ greater than 0.84, the ZVS conditions are satisfied. From the above discussion, we have

$$M_{\text{min}} = 0.84.$$  

Therefore, with the design point of maximum input voltage, the transformer turn ratio can be calculated as

$$n = \frac{M_{\text{min}} \cdot V_{\text{in, max}}}{V_o}$$  

$$n = 21 : 5.$$  

Using $n$, the maximum converter gain is calculated as

$$M_{\text{max}} = \frac{n \cdot V_o}{V_{\text{in, min}}}.$$  

Hence

$$M_{\text{max}} = 1.6.$$  

D. Selection of Inductor Ratio, $k$

The inductor ratio $k$ does not affect the voltage gain values in the proposed converter. The inductor ratio $k$ (or magnetizing inductor $L_m$) governs the ZVS range of secondary MOSFET switches. The larger the inductor ratio $k$ is, the larger is the ZVS range. However, the conventional PSM and variable frequency PSM proposed in [14] discuss the limitation of larger inductor ratio $k$ of having increased reactive power in the converter under light-load conditions. The circulating current causes increased conduction losses thereby reducing the converter efficiency. However, this limitation can be overcome using the proposed modulation scheme.
Based on the discussion, the ZVS condition in (24) should be satisfied by the selected inductor ratio \( k \). Thereby calculating inductor ratio \( k \) at the extreme conditions, i.e., \( \phi = 0 \), no-load, \( F_{\text{max}} = 1.341 \), \( M_{\text{min}} = 0.84 \), yields \( k > 0.428 \).

With \( k = 0.428 \), the variation of \( M \), \( \alpha \), and \( \theta \) with respect to phase shift has been plotted in Fig. 11 for selected values of \( Q \) and \( F \). It can be established that \( \alpha \) and \( \theta \) are always positive in the entire range of operation. In other words, ZVS is achieved for both primary as well as secondary MOSFETs for the selected gain range of 0.84–1.6.

Finally, using (1)–(4), and (11), the resonant components have been calculated as discussed further

\[
L_r = \frac{8R_oQn^2}{\pi^2\omega_r} = 362.52 \, \mu\text{H} \tag{34}
\]

\[
C_r = \frac{\pi^2}{8\omega_rR_oQn^2} = 12.41 \, \text{nF} \tag{35}
\]

\[
L_m = \frac{L_r}{k} = 847 \, \mu\text{H}. \tag{36}
\]

With the calculated resonant tank components, the complete design specifications of the converter are given as in Table II.

### Table II: Designed Specifications of the Prototype

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rated Output Power, ( P_o )</td>
<td>1500 W</td>
</tr>
<tr>
<td>Input Voltage, ( V_n )</td>
<td>210–400 V</td>
</tr>
<tr>
<td>Output Voltage, ( V_o )</td>
<td>80</td>
</tr>
<tr>
<td>Resonant Frequency, ( f_r )</td>
<td>75 kHz</td>
</tr>
<tr>
<td>Transformer Turns ratio (n:1)</td>
<td>4.2</td>
</tr>
<tr>
<td>Resonant Inductor (( L_2 ), ( L_3 ))</td>
<td>181.26 ( \mu \text{H} )</td>
</tr>
<tr>
<td>Resonant Capacitors (( C_{ni} ), ( C_{nd} ))</td>
<td>24.82 nF</td>
</tr>
<tr>
<td>Output Filter Capacitor (( C_o ))</td>
<td>100 ( \mu \text{F} )</td>
</tr>
<tr>
<td>Magnetizing Inductance (( L_{in} ), ( L_{m} ))</td>
<td>423.5 ( \mu \text{H} )</td>
</tr>
<tr>
<td>Load Resistance, ( R_L )</td>
<td>4.27 ( \Omega )</td>
</tr>
</tbody>
</table>

With the calculated resonant tank components, the complete design specifications of the converter are given as in Table II.

V. CONTROL SCHEME

As seen in (8), the power transferred to the output is controlled by phase shift angle (\( \phi \)) along with the switching frequency (\( f_s \)) and the control angle \( \theta \) (defining the duty ratio for secondary switches). A simplified block diagram of the proposed technique has been shown in Fig. 12.

The switching frequency range is defined solely by the variation of load, Q-values to achieve ZVS in the primary MOSFETs. The selective frequency approach minimalized the effect of Q-value and maintained an identical voltage gain characteristic of all phase-shift angle values. Furthermore, the phase-shift angle is regulated to maintain the constant output voltage for varying input voltage and maintain the frequency range within the defined limits. Additionally, the duty ratio control of the secondary switches (\( Q_1/Q_2 \) and \( Q_5/Q_6 \)) calculates the suitable duty ratio to eliminate the reverse power in the converter. In order to implement the derived control law, a high precision DSP TMS320F28335 with system clock of 150 MHz is employed. The ePWM module operating in up and down count mode generates the gate signals for the switches. The A/D input of the DSP samples the voltage input and regulate the phase shift, switching frequency, and duty ratio by changing the register values. Hence, the output voltage can be maintained for required values using the control flowchart as shown in Fig. 13.
Fig. 14. Lab-built prototype of the proposed converter.

Fig. 15. Steady-state waveforms of the converter at full-rated load for $V_{in} = 400$ V and $V_o = 80$ V.

Fig. 16. Steady-state waveforms of the converter at 20% load for $V_{in} = 400$ V and $V_o = 80$ V.

VI. EXPERIMENTAL RESULTS

A 1.5-kW lab prototype of the proposed dual LLC resonant dc–dc converter with the resistive load was built and effectively tested to verify the theoretical as well as simulation results, which is illustrated in Fig. 14. The parameters and specifications of the converter have been listed in Table II. The input voltage varies from 210–400 V maintaining a constant 80-V output voltage. To achieve reduced power losses and for high-frequency operation, SiC MOSFETs C2M0280120D are used as $S_1 \sim S_6$ suitably rated for medium to high voltage applications. IRFSL4227PbF have been chosen as secondary MOSFETs. It is noteworthy that the primary MOSFET’s peak voltage stress of the proposed circuit is 200 V for four out of six MOSFETs. However, due to the availability of the switching devices in laboratory, 1200-V SiC MOSFETS are used in the prototype design. The deadband is sufficiently chosen so achieve the ZVS operation. The multithread Litz wire is used for the windings with transformer turns ratio 21:5. Hence, the magnetizing inductance of each transformer is $423.5 \mu$H.

The experimental waveforms for forward power flow operation depicting the similar characteristics as in are presented in Figs. 15–18. The operating switching frequency varies with the load only and remains fixed for constant load irrespective of input voltage values. For changing input voltages, $\phi$ changes to regulate the output voltage constant regardless of changing loading conditions. It is observed that for low input voltages, the duty ratio of $S_3/S_4$ reduces largely to compensate for the increased reverse power. Henceforth, for the identical power output, the current $i_o$ shows larger zero current portion at 210 V than 400 V, which can be verified in the subsequent results.

Fig. 15 shows the key waveforms in forward power flow operation of the converter at 400-V input voltage under full load condition. Fig. 15(a) depicts the identical square voltage from the primary LV bridge. The resonant capacitor voltage, $v_{cr}$ is nearly sinusoidal as can be seen from the waveform. Fig. 15(b) shows the experimental waveforms for the square input voltage, quasi-square transformer primary voltage, the secondary current, and the output current. It can be seen in Fig. 15(b), the circulating current could exist if there is no duty cycle control of the secondary upper and lower leg switches. However, there is no circulating current (eliminated negative current portion) in the output side of the converter.

Fig. 16 shows the key waveforms for the forward power flow operation under 20% load condition at 400-V input voltage. The larger amount of circulating current under light-load condition needs larger duty cycle control, which can be observed in the output side current waveform in Fig. 16(b), thereby eliminating the circulating current. The primary resonant current waveform is quite similar to theoretical resonant current. Figs. 17 and 18 show the keys waveforms for the forward power flow under 210-V input voltage for full load and 20% load conditions, respectively.

Figs. 19 and 20 illustrate the ZVS operation of the primary switches under different loading conditions at maximum and minimum input voltage. Fig. 19 shows the gate signal and drain-source voltage ($V_{ds}$) waveforms of switches $S_1$, $S_3$, and $S_5$ at maximum input voltage under different load condition. The $V_{ds}$ goes zero before the gate turn-ON of the switch signifies the ZVS
Fig. 19. Experimental waveforms of the primary MOSFETs for $V_{in}=400$ V. (a) Full load. (b) 20% load.

Fig. 20. Experimental waveforms of the primary MOSFETs for $V_{in}=210$ V. (a) Full load. (b) 20% load.

The power loss distribution and comparison of the proposed converter and the conventional FB LLC [35] has been done and presented in Fig. 26. The power loss analysis is conducted with mathematical formulas proposed in [36]. The loss breakdown has been done at full load condition and 400-V input. As shown, the distribution comprises of primary MOSFET losses, secondary MOSFET losses, transformer core loss, transformer conduction loss, inductor conduction loss, and other losses. The primary as well as secondary MOSFET losses are less than the conventional FB losses owing to ZVS, and the turn-off transition switching losses are reduced to a very small value. The extra losses in conventional FB LLC occur due to nonfull ZVS characteristics. The transformer core losses depend upon the volume of the transformer core. The higher transformer conduction losses occur pertaining to higher number of winding turns. To validate the steady-state analysis, all the important angles, switching frequency values, and duty ratios for different input and load conditions have been summarized in Table III.

Table III: Parameters for Different Input and Load Conditions

<table>
<thead>
<tr>
<th>$V_{in}$</th>
<th>Q</th>
<th>$F_r$</th>
<th>$\Phi$</th>
<th>$\theta$</th>
<th>$D$</th>
</tr>
</thead>
<tbody>
<tr>
<td>400 V</td>
<td>-</td>
<td>1.061</td>
<td>18.9&quot;</td>
<td>5.33</td>
<td>0.47</td>
</tr>
<tr>
<td>400 V</td>
<td>0.56</td>
<td>1.341</td>
<td>19.8&quot;</td>
<td>6.35&quot;</td>
<td>0.465</td>
</tr>
<tr>
<td>210 V</td>
<td>-</td>
<td>1.061</td>
<td>77&quot;</td>
<td>35.52&quot;</td>
<td>0.303</td>
</tr>
<tr>
<td>210 V</td>
<td>0.56</td>
<td>1.341</td>
<td>79&quot;</td>
<td>36.9&quot;</td>
<td>0.295</td>
</tr>
</tbody>
</table>

VII. PERFORMANCE COMPARISON

An overview comparison of the resonant converters has been summarized in Table IV. Moreover, the parameter and component comparison of the proposed topology has been done with conventional FB LLC [35] and an improved FB LLC [37] in the Table V. The detailed parameters of the three converters have been summarized in the table following the design procedure as discussed in [33]. As seen, the resonant capacitor in the proposed topology is larger than the others; however, its peak voltage as calculated for the same values of resonant current is much smaller. This results in smaller volume of resonant capacitor. Second, although the primary bridge has been modified, the ZVS range of conventional LLC DAB is well preserved and extended using the improved modulation scheme. For transformer sizing, the comparison of area product and volume can be done for the three converters. Moreover, the component counts of the proposed converter are more than conventional FB LLC and lesser than the improved FB LLC. However, the voltage stress comparison on the switches of the three topologies results in cost comparison based on topology configuration. To further, highlight the merits of the proposed topology, a cost comparison has been considered and presented in Table VI. For the cost comparison, identical voltage parameters have been used for all topologies. From the resultant cost given in Table VI, the proposed topology gives the minimum cost for the switch compared to other topologies.
Fig. 21. Experimental waveforms of the secondary MOSFETs at full load for $V_{in} = 400$ V and $V_o = 80$ V. (a) $Q_1$. (b) $Q_3$. (c) $Q_4$. (d) $Q_6$.

Fig. 22. Experimental waveforms of the secondary MOSFETs at 20% load for $V_{in} = 400$ V and $V_o = 80$ V. (a) $Q_1$. (b) $Q_2$. (c) $Q_3$. (d) $Q_4$.

Fig. 23. Experimental waveforms of the secondary MOSFETs at full load for $V_{in} = 210$ V and $V_o = 80$ V. (a) $Q_1$. (b) $Q_3$. (c) $Q_4$. (d) $Q_6$.

### TABLE IV
OVERVIEW COMPARISON OF THE PROPOSED CONVERTER WITH OTHER RECENT TOPOLOGIES

<table>
<thead>
<tr>
<th>Topologies</th>
<th>[14]</th>
<th>[15]</th>
<th>[20]</th>
<th>[38]</th>
<th>[39]</th>
<th>Proposed Converter</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOSFETs</td>
<td>6</td>
<td>12</td>
<td>10</td>
<td>8</td>
<td>5</td>
<td>12</td>
</tr>
<tr>
<td>Diodes</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Number of Transformers</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Capacitors</td>
<td>3</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>Modulation</td>
<td>FAPS</td>
<td>PWAM</td>
<td>DPS</td>
<td>PFM</td>
<td>PFM</td>
<td>VF-PSM</td>
</tr>
<tr>
<td>Gain range (with load)</td>
<td>Wide</td>
<td>Independent</td>
<td>Wide</td>
<td>Narrow/Dependent</td>
<td>Medium/dependent</td>
<td>Wide</td>
</tr>
<tr>
<td>ZVS performance</td>
<td>Excellent</td>
<td>Medium</td>
<td>Good</td>
<td>Good</td>
<td>Good</td>
<td>Excellent</td>
</tr>
<tr>
<td>Reverse power Flow</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Input</td>
<td>200-400 V</td>
<td>240-480 V</td>
<td>60 V</td>
<td>330-410 V</td>
<td>390 V</td>
<td>210-400 V</td>
</tr>
<tr>
<td>Output</td>
<td>48V/1kW</td>
<td>30-60V/1kW</td>
<td>13.5 V/350W</td>
<td>14 V/2.5 kW</td>
<td>80-450V/1kW</td>
<td>80 V/1.5kW</td>
</tr>
<tr>
<td>Peak efficiency</td>
<td>96.4%</td>
<td>96.5%</td>
<td>96.3%</td>
<td>95%</td>
<td>97.01%</td>
<td>96.7%</td>
</tr>
</tbody>
</table>
Fig. 24. Experimental waveforms of the secondary MOSFETs at 20% load for $V_{in} = 210$ V and $V_o = 80$ V. (a) $Q_1$, (b) $Q_2$, (c) $Q_3$, (d) $Q_4$.

TABLE V
 COMPONENTS AND PARAMETERS COMPARISON OF THE PROPOSED CONVERTERS

<table>
<thead>
<tr>
<th>Parameters or Components</th>
<th>Conventional FB LLC [35]</th>
<th>Improved FB LLC [37]</th>
<th>Proposed Converter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Turn-ratio $n_1/n_2$</td>
<td>4.2, 1.2</td>
<td>4.2, 1.2</td>
<td>4.2, 2.1, 2.1</td>
</tr>
<tr>
<td>Inductance ratio $k$</td>
<td>0.586</td>
<td>0.323 ($L/L_{Lc}$), 0.465 ($L/L_{Lc}$)</td>
<td>0.428</td>
</tr>
<tr>
<td>Resonant Inductance $L_{01}, L_{02}$</td>
<td>827.49 µH, n/a, n/a</td>
<td>710.6 µH, n/a, n/a</td>
<td>362.52µH, 181.26µH, 181.26 µH</td>
</tr>
<tr>
<td>Magneting Inductance $I_{m1}, I_{m2}$</td>
<td>1.41 mH, n/a, n/a</td>
<td>2.2 mH, 1.53 mH, 670 µH</td>
<td>847 µH, 423.5 µH, 423.5 µH</td>
</tr>
<tr>
<td>Peak magnetizing current at $f_c$</td>
<td>0.46A</td>
<td>0.22A</td>
<td>0.38A</td>
</tr>
<tr>
<td>Core of transformers $T_1, T_2$</td>
<td>n/a, PC95QF40/40(Ap=6.6cm²)</td>
<td>n/a, PC95QF40/40(Ap=6.6cm²)</td>
<td>12.41µF, 24.82µF, 24.82µF</td>
</tr>
<tr>
<td>Resonant Capacitor $C_r, C_{r1}, C_{r2}$</td>
<td>5.45 nF, n/a, n/a</td>
<td>6.34nF, n/a, n/a</td>
<td>880 V</td>
</tr>
<tr>
<td>Peak voltage of $C_r$</td>
<td>1050V</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>Primary switches</td>
<td>SPW35N60C3*4pcs</td>
<td>SPW35N60C3*4pcs+</td>
<td>IPP600N253N3*6pcs</td>
</tr>
<tr>
<td>Secondary diodes/switches</td>
<td>IPP200N15N3G*4pcs</td>
<td>STPS61150C *8pcs</td>
<td>IPP200N15N3G*6pcs</td>
</tr>
<tr>
<td>Device counts</td>
<td>Least</td>
<td>Most</td>
<td>Less</td>
</tr>
<tr>
<td>Power density</td>
<td>High</td>
<td>Low</td>
<td>Medium</td>
</tr>
</tbody>
</table>

TABLE VI
 COST COMPARISON OF THE PROPOSED CONVERTER WITH THE OTHER CONVERTERS FOR TOPOLOGY CONFIGURATION

<table>
<thead>
<tr>
<th>Component</th>
<th>Part Number</th>
<th>Rating</th>
<th>Unit Price ($)</th>
<th>[35]</th>
<th>[37]</th>
<th>Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOSFET</td>
<td>Primary</td>
<td>SPW35N60C3</td>
<td>650V, 35A</td>
<td>9.53</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>IPP600N253N3G</td>
<td>250V, 25A</td>
<td>2.68</td>
<td>-</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>Diode</td>
<td>Secondary</td>
<td>IPP200N15N3G</td>
<td>150V, 50A</td>
<td>2.75</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>STPS61150C</td>
<td>150V, 60A</td>
<td>4.11</td>
<td>-</td>
<td>8</td>
<td>-</td>
</tr>
<tr>
<td>Total cost ($)</td>
<td></td>
<td></td>
<td>49.12</td>
<td>76.36</td>
<td>46.28</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 25. Efficiency curve of the proposed LLC converter.

Fig. 26. Power loss comparison between the proposed converter and the conventional FB LLC converter.
VIII. Conclusion

In this article, a novel dual LLC resonant converter is proposed employing an improved VFPSM-ZCC. The operation principle and detailed analysis are presented. The modified six switch H-bridge on the inverter side reduces the voltage stress to half of the input voltage, which is maintained for all load conditions. Moreover, the bridge configuration enables the converter to be operated at higher power ratings. The improved modulation scheme makes the converter gain independent of load and inductor ratio values. The limited switching frequency range minimizes the complexity of parameter design. The chosen value of magnetizing inductance increases the ZVS range. Furthermore, the elimination of circulating current at all conditions especially at light-load condition results in improved performance of the converter as compared to the traditional DAB LLC converter. The performance of the proposed converter with the modulation scheme has been verified by a designed 1.5-kW prototype. These attractive features make the proposed converter a suitable choice for wide input voltage range in medium/high power applications.

REFERENCES


Authorized licensed use limited to: University of Malaya. Downloaded on 2021-02-02 16:38 UTC from IEEE Xplora. Restrictions apply.


Asif Mustafa was born in Varanasi, India, in 1994. He received the bachelor’s degree in electrical engineering from Aligarh Muslim University, India, Aligarh, Uttar Pradesh, in 2016. He is currently working toward the master’s degree with the Power Electronics and Renewable Energy Research Laboratory (PEARL), University of Malaya, Kuala Lumpur, Malaysia.

His main research interests include bidirectional dc–dc converters for energy storage systems and their modulation techniques.

Saad Mekhilef (Senior Member, IEEE) received the bachelor’s degree from the University of Setif, Setif, Algeria, in 1995, and the M.Sc. and Ph.D. degrees from the University of Malaya, Kuala Lumpur, Malaysia, in 1998 and 2003, respectively, all in electrical engineering.

He is currently a Professor and the Director of the Power Electronics and Renewable Energy Research Laboratory with the Department of Electrical Engineering, University of Malaya. He is also currently the Dean of the Faculty of Engineering, University of Malaya. He is a Distinguished Adjunct Professor with the School of Software and Electrical Engineering, Faculty of Science, Engineering and Technology, Swinburne University of Technology, Melbourne, VIC, Australia. He has authored or coauthored more than 500 publications in international journals and conference proceedings. His current research interests include power converter topologies, control of power converters, renewable energy, and energy efficiency.

Dr. Mekhilef is serving as an Editor for Renewable and Sustainable Energy Reviews, an Associate Editor for IEEE TRANSACTIONS ON POWER ELECTRONICS, IEEE OPEN JOURNAL OF INDUSTRIAL ELECTRONICS, and Journal of Power Electronics.