

---

Find out how to access preview-only content

Look Inside Get Access  
Journal of Signal Processing Systems

October 2013

# A Configurable Architecture for Fast Moments Computation

Citations

368 Downloads 200 Citations 9 Comments

## Abstract

In this paper, we present a single-chip architecture for generating a full set of geometric moments using digital filters. Other types of moments such as Zernike and Tchebichef moments can also be implemented. The architecture can be configured for any order of geometric moments and image spatial resolution at run time. The use of a single-scaler method and reusable hardware resources enables higher order moments to be computed. The incorporation of two-level pipelining and masking techniques further increases the throughput. Realized in a field-programmable gate array, the design is capable of processing sixty  $512 \times 512$  8-bit-pixel images per second at 20 MHz, generating  $(59 + 59)$  orders of geometric moments (3,600 moments). The maximum round-off error is approximately 1 %.

Page %P

Page 1

J Sign Process Syst  
DOI 10.1007/s11265-013-0857-9

---

## A Configurable Architecture for Fast Moments Computation

Kah-Hyong Chang · Raveendran Paramesran

Received: 25 March 2010 / Revised: 14 September 2013 / Accepted: 17 September 2013  
© Springer Science+Business Media New York 2013

**Abstract** In this paper, we present a single-chip architecture for generating a full set of geometric moments using digital filters. Other types of moments such as Zernike and Tchebichef moments can also be implemented. The architecture can be configured for any order of geometric moments

introduction of a new set of discrete orthogonal  $n$  Hahn, Tchebichef and Krawtchouk moments [7–9]. Computational methods have also been developed [10–11] result, applications involving moments of as high as  $\ell$  are becoming increasingly feasible [13–15]. Notwith

and image spatial resolution at run time. The use of a single-scaler method and reusable hardware resources enables higher order moments to be computed. The incorporation of two-level pipelining and masking techniques further increases the throughput. Realized in a field-programmable gate array, the design is capable of processing sixty 512×512 8-bit-pixel images per second at 20 MHz, generating (59+59) orders of geometric moments (3,600 moments). The maximum round-off error is approximately 1 %.

**Keywords** Image processing · Moments · Digital filters · Real-time · Configurable · High-order · Field-Programmable Gate Array (FPGA)

**1 Introduction**

Moment invariants first introduced by Hu [1] have been extensively used in object classification, image, shape analyses etc. [2–4]. Teague [3] later introduced a set of continuous orthogonal moments, such as Zemike and Legendre moments. Due to their orthogonality, they found a wider range of applications, which include character recognition, trademark segmentation, and retrieval [5, 6]. Further work has led to the

K.-H. Chang (✉) · R. Paramesran  
 Department of Electrical Engineering, University of Malaya,  
 50603 Kuala Lumpur, Malaysia  
 e-mail: kahhyong@gmail.com  
 R. Paramesran  
 e-mail: ravee@um.edu.my

Published online: 08 October 2013

the availability of fast algorithms, the computation represents a challenge for real-time systems, for their solutions have largely been confined to the software domain.

Since Zernike [3], Tchebichef [8] and Krawtchouk moments are shown to be realizable by computing geometric Moments (GM), our motivation has been to run-time configurable, high-order GM computation structure using the extended digital filter structures. In this section, we will review the digital filters structures. A high-level view of the design is provided in Section 3. In Section 4, single-scaler and cascaded filter structures will be discussed with the implementation results and performance presented in Section 5. We will conclude the paper in Section 6.

**2 Review of the Digital Filters**

GM,  $m_{pq}$ , of order  $(p+q)$ , of a digital image  $f(x,y)$  with spatial resolution of  $N \times M$  is defined as:

$$m_{pq} = \sum_{x=0}^{N-1} \sum_{y=0}^{M-1} f(x,y) x^p y^q.$$

To calculate (1), Hatamian [16] proposed a 2-stage method to implement the first 16 moments. Wong [17] moved the delay element in the basic filter structure to the feedback path, for up to the third order. Kotsopoulos and Andriadis [18, 19] extended the basic filter structure incorporating a single-pole, feedback type of filter structure as shown in Fig. 1a. The maximum (max) values of the



No Body Text -- translate me!  
 Page 2



**Figure 1** Kotoulas and Andriadis' basic filter structures. **a** Feedback type; **b** Feedforward type.

moment order and/or image spatial resolution (hereinafter referred to as run-time configurable parameters), are limited by the propagation delay along the serially connected adders in the filters. Due to the absence of a registered output for each of the adders, timing critical paths exist for relatively low maximum values of the run-time configurable parameters. When the same design is adapted for column filtering operations, even if all the outputs of the cascaded filter structures are available at the same time, an intermediate memory buffer may still be required for storing their outputs prior to the matrix multiplication operations. As memories have limited data ports, delays are inevitable anyway.

data arrives. Next, we introduce a design to address the aforementioned shortcomings.

**3 Overview of the Design**


The top-level diagram in Fig. 2 comprises the two main modules of the design: the digital filter and the matrix multiplication modules. The modules are connected by an intermediate Random-Access Memory (RAM), which stores intermediate data and scale-factors. In this design, the adders and other associated circuitry are collectively referred to as the cascaded filter structures. As is in [16], image data to be first reversed.

An external host ensures that valid run-time configurable parameters have been written before asserting the start of filtering signal. The moment generator issues the input signal to the host to signal its readiness for the next image. The host indicates the arrival of the next image by asserting the start row filtering signal. By using this handshake

Later, Kotoulas and Andreadis [20] improved on the filter structure in [16]. A single-pole, feedforward type of the filter structure shown in Fig. 1b is used. The propagation delay can now be ignored, as the outputs of the adders are registered. However, the size of the accumulator grid structure still increases significantly with the increasing maximum order of moments [18–20], and presents challenge to the routing. Other drawbacks include the insufficient time for the filters to output the results before the next row of input

data arrives. By using this hardware storing the intermediate data, we have discarded the adders and time-shared the row adders. At the end of the column filtering operation, the cascaded filter structure outputs the final filter output data to the intermediate RAM, which is accessed by the matrix multiplication module, which uses a multiplier, an accumulator, and a coefficient generator that generates the coefficients [21] used in the two-dimensional matrix multiplication. After a given latency that depends on the run-time configurable parameters, the moment values

Figure 2 Top-level architecture.



No Body Text -- translate me!



### Within this Article

1. Introduction
2. Review of the Digital Filters
3. Overview of the Design

4. Operations of the Single-Scaler and Filter Structures
5. Implementations and Performance
6. Conclusion
7. References
8. References

## Related Content



### References (22)

1. Hu, M. K. (1962). Visual pattern recognition by moment invariants. *IRE Transactions on Information Theory*, 8(1), 179–187.
2. Dudani, S. A., Breeding, K. J., & McGhee, R. B. (1977). Aircraft identification by moment invariants. *IEEE Transactions on Computers*, C-26, 39–45. CrossRef
3. Teague, M. R. (1980). Image analysis via the general theory of moments. *Journal of the Optical Society of America*, 70, 920–930. CrossRef
4. Reeves, A. P., & Wittner, B. S. (1983). Shape analysis of three dimensional objects using the method of moments. *Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition*, 20–26, Anchorage.
5. Kan, C., & Srinath, M. D. (2002). Invariant character recognition with Zernike and orthogonal Fourier-Mellin moments. *Pattern Recognition*, 35, 143–154. CrossRef
6. Shih, J.-L., & Chen, L.-H. (2001). A new system for trademark segmentation and retrieval. *Image and Vision Computing*, 19(13), 1011–1018. CrossRef
7. Zhu, H., Shu, H., Zhou, J., Luo, L., & Coatrieux, J. L. (2007). Image analysis by discrete orthogonal dual Hahn moments. *Pattern Recognition Letters*, 28(13), 1688–1704. CrossRef
8. Mukundan, R., Ong, S. H., & Lee, P. A. (2001). Image analysis by Tchebichef moments. *IEEE Transactions on Image Processing*, 10(9), 1357–1364. CrossRef
9. Yap, P. T., Paramesran, R., & Ong, S. H. (2003). Image analysis by Krawtchouk moments. *IEEE Transactions on Image Processing*, 12(11), 1367–1377. CrossRef
10. Wee, C. Y., Paramesran, R., & Mukundan, R. (2008). Fast computation of geometric moments using a symmetric kernel. *Pattern Recognition*, 41(7), 2369–2380. CrossRef
11. Wee, C. Y., Paramesran, R., & Takeda, F. (2004). New computational methods for full and subset Zernike moments. *Information Sciences*, 159(3–4), 203–220. CrossRef
12. Chong, C. W., Raveendran, P., & Mukundan, R. (2003). A comparative analysis of algorithms for fast computation of Zernike moments. *Pattern Recognition*, 36(3), 731–742. CrossRef



13. Kim, H. S., & Lee, H. (2003). Invariant image watermark using Zernike moments. *IEEE Transactions on Circuits and Systems for Video Technology*, 13(8), 766–775. CrossRef
14. Prismall, S. P., Nixon, M. S., & Carter, J. N. (2002). On moving object reconstruction by moments. In *13<sup>th</sup> British Machine Vision Conference*, pp. 73–82, Cardiff.
15. Amayeh, G., Bebis, G., Erol, A., Nicolescu, M. (2006). Peg-free hand shape verification using high order Zernike moments. In *Proc. Conference on Computer Vision and Pattern Recognition Workshop*, pp. 40.
16. Hatamian, M. (1986). A real-time two-dimensional moment generating algorithm and its single chip implementation. *IEEE Transactions on Acoustics, Speech, and Signal Processing*, ASSP-34(3), 546–553. CrossRef
17. Wong, W.-H., & Siu, W.-C. (1999). Improved digital filter structure for the fast moments computation. *Proceedings of the IEE Vision, Image and Signal Processing*, 146(2), 73–79. CrossRef
18. Kotoulas, L., & Andreadis, I. (2004). Efficient hardware architectures for computation of image moments. *Real-Time Imaging*, 10(6), 371–378. CrossRef
19. Kotoulas, L., & Andreadis, I. (2005). Real-time computation of Zernike moments. *IEEE Transactions on Circuits and Systems for Video Technology*, 15(6), 801–809. CrossRef
20. Kotoulas, L., & Andreadis, I. (2006). Fast computation of Chebyshev moments. *IEEE Transactions on Circuits and Systems for Video Technology*, 6(7), 884–888. CrossRef
21. Al-Rawi, M. (2008). Fast Zernike moments. *Journal of Real-Time Image Processing*, 3, 89–96. CrossRef
22. Chang, K.-H., Paramesran, R., Asli, B. H. S., & Lim, C.-L. (2012). Efficient hardware accelerators for the computation of Tchebichef moments. *IEEE Transactions on Circuits and Systems for Video Technology*, 22(3), 414–425. CrossRef

## About this Article

Title

A Configurable Architecture for Fast Moments Computation

Journal

## Journal of Signal Processing Systems

### DOI

10.1007/s11265-013-0857-9

### Print ISSN

1939-8018

### Online ISSN

1939-8115

### Publisher

Springer US

### Additional Links

- [Register for Journal Updates](#)
- [Editorial Board](#)
- [About This Journal](#)
- [Manuscript Submission](#)

### Topics

- [Signal, Image and Speech Processing](#)
- [Circuits and Systems](#)
- [Electrical Engineering](#)
- [Image Processing and Computer Vision](#)
- [Pattern Recognition](#)
- [Computer Imaging, Vision, Pattern Recognition and Graphics](#)

### Keywords

- [Image processing](#)
- [Moments](#)
- [Digital filters](#)
- [Real-time](#)
- [Configurable](#)
- [High-order](#)
- [Field-Programmable Gate Array \(FPGA\)](#)

### Industry Sectors

- [Electronics](#)

- IT & Software
- Telecommunications

#### Authors

- Kah-Hyong Chang <sup>(1)</sup>
- Raveendran Paramesran <sup>(1)</sup>

#### Author Affiliations

- 1. Department of Electrical Engineering, University of Malaya, 50603, Kuala Lumpur, Malaysia

Continue reading...

To view the rest of this content please follow the download PDF link above.

---

Over 8.3 million scientific documents at your fingertips  
© Springer, Part of Springer Science+Business Media



